

# Analysis of $1/f$ Noise in Fully Depleted n-channel Double Gate SOI MOSFET

Alok Kushwaha, Manoj Kumar Pandey, Sujata Pandey, and A. K. Gupta

**Abstract**—An analysis of the  $1/f$  or flicker noise in FD n-channel Double Gate SOI MOSFET is proposed. In this paper, the variation of power spectral density (PSD) of the equivalent noise voltage and noise current with respect to frequency, channel length and gate-to-source voltage at various temperatures and exponent  $C$  (i.e.  $1/f^C$ ) is reported. The temperature is varied 125 K from to room temperature. The variation of PSD with respect to channel length down to  $0.1\mu\text{m}$  technology is considered. It is analyzed that  $1/f$  noise in FD n-channel Double Gate SOI MOSFET is due to both carrier-density fluctuations and mobility-fluctuations. But controversy still exists to its origin.

**Index Terms**—Fully depleted, silicon-on-insulator, power spectral density

## I. INTRODUCTION

Silicon-on-insulator (SOI) MOS devices are given much attention owing to their advantages of higher circuit speed, lower power consumption, greater immunity to radiation induced errors and compatibility with existing IC fabrication process. Also, thinning of a silicon layer leads to the suppression of the short-channel effects [1].

The thin film double-gate SOI MOSFET has two gates simultaneously controlling the charge in the thin silicon layer, allowing two channels for current flow. This gives

advantages over the single-gate SOI-MOSFET as drain current enhances considerably. The same gate-to-source voltage is applied on the both gate. Because FD SOI film is thin, invariably a direct charge coupling exists between the front and back gates [2]-[3].

It has so far been assumed that the drain current of a MOS transistor varies with time only if one or more of the terminal voltages vary with time. This is not exactly true. A careful examination of the current reveals minute fluctuations, referred to as noise, so ways to predict and possibly reduce noise are very important. For these reasons, the subject of noise in MOS transistors has received much attention. This paper is devoted to or flicker noise in double gate SOI-MOSFET, one of the main noise in MOS transistors.

Flicker noise in MOS transistors has been the subject of intense studies for several decades. There are several theories for the origin of this noise, which involved physics and sometimes-conflicting conclusions and several remaining unresolved issues [4]-[14]. The first theory relates the origin of flicker noise to the random fluctuation of the number of carriers in the channel, due to fluctuations in the surface potentials; the fluctuations are in turn caused by trapping and releasing of carriers by traps located near the Si-SiO<sub>2</sub> interface [15]-[16]. It can be shown that a power spectral density nearly proportional to the inverse of the frequency results [17]-[18]. The effects discussed above can be thought of as randomly varying the effective interface charge density  $Q_0$ . This is equivalent to a noise voltage in series with the gate and proportional to  $1/C_{ox}$ ; the mean square value of this noise is proportional to  $1/(C_{ox})^2$ .  $1/f$  noise results from the superposition of such variations due to many traps; the larger the gate area  $WL$ , the more the effects of these variations tend to average out,

---

Manuscript received June 1, 2005; revised September 8, 2005.  
 Department of Electrical Engineering Indian Institute of Technology, Kanpur  
 UP 208016, India  
 E-mail: mkspandey1@indiatimes.com

and the smaller the resulting noise.

A second theory attributes flicker noise to mobility fluctuations, due to carriers' interactions with lattice fluctuations [19]-[21]. Some research suggests that flicker noise is due to both carrier number fluctuations and mobility fluctuations [22]-[23]. After all, the carrier number fluctuation theory talks about a randomly varying charge at traps near the interface and it have been seen that charge can affect mobility through "coulombs scattering"; so it is not surprising that both effects may be present and correlated in a given device [24].

In this paper, we have shown the effect of flicker noise specifically in double gate SOI-MOSFET. For this first we have derived the current equation, transconductance, device capacitance, frequency and finally the Power Spectral Density of the equivalent noise voltage or current by taking the PEARSON-IV type distribution into account.

## II. THEORETICAL CONSIDERATIONS

The cross-sectional view of double gate SOI-MOSFET is shown in Figure 1.




Fig. 1. Cross sectional view of double-gate SOI MOSFET.

The potential in the silicon film  $\varphi(x, y)$  is obtained by solving Poisson's equation

$$\nabla^2 \varphi(x, y) = \frac{qN_d^+(y)}{\epsilon_{si}} \quad \text{for } 0 \leq y \leq t_{si}, 0 \leq x \leq L \quad (1)$$

Where  $N_d^+(y)$  is the ionized donor concentration, given by

$$N_d^+(y) = N_d(y) \left( 1 - \frac{1}{\frac{1}{g} \exp[(E_d - E_f)/kT]} \right) \quad (2)$$

Where 'g' is the degeneracy factor and  $N_d(y)$  represents the Pearson-IV-type doping distribution [25].

$$E_d, \text{ Donor ionization energy [26]} \quad \left( \frac{\epsilon_o}{\epsilon_{si}} \right)^2 \left( \frac{m_{ce}}{m_o} \right) E_h \quad (3)$$

$E_f$ , Fermi energy [26] is given by,

$$E_f = kT \ln \left( \frac{N_d(y)}{n_i} \right) \quad (4)$$

Where is  $\epsilon_o$  the permittivity of the free space,  $m_{ce}$  is the conductivity effective mass of the electron,  $m_o$  is the rest mass of an electron and  $E_h = 13.6$  eV.

where is  $n_i$  the intrinsic carrier concentration and written as

$$n_i = 3.1 \times 10^{16} T^{\frac{3}{2}} \exp \left( \frac{-E_g}{2kT} \right) \quad (5)$$

$E_g$  is the bandgap [27] given by

$$E_g = \left[ 1.16 - \left( \frac{7.02 \times 10^{-4} T^2}{1108 + T} \right) \right] eV \quad (6)$$

The potential at the surface,  $\varphi_s(x)$  and that at the center,  $\varphi_c(x)$ , of the SOI film [28] is given by

$$\varphi_s(x) = \frac{1}{1 + \left( \frac{\epsilon_{ox} t_{si}}{4\epsilon_{si} t_{ox}} \right)} \left( \varphi_c(x) + \frac{\epsilon_{ox} \epsilon_{si} V'_{gs}}{4\epsilon_{si} t_{ox}} \right) \quad (7)$$

Where  $V'_{gs} = V_{gs} - V_{fb}$  (8)

Substituting  $\varphi_s(x)$  from equation (7) in equation (1) we get

$$\frac{d^2 \varphi_c(x)}{dx^2} - \left( \frac{\varphi_c(x) - V'_{gs}}{\lambda^2} \right) = \frac{qN_d^+(y)}{\epsilon_{si}} \quad (9)$$

where  $\lambda$  is the natural length given as

$$\lambda = \left[ \frac{\epsilon_{si}}{2\epsilon_{ox}} \left( 1 + \frac{\epsilon_{ox} t_{si}}{4\epsilon_{si} t_{ox}} \right) t_{si} t_{ox} \right]^{\frac{1}{2}} \quad (10)$$

Now making substitution -  $\varphi_f(x) = \varphi_c(x) - V'_{gs} + \frac{qN_d^+(y)}{\epsilon_{si}} \lambda^2$  (11)

In equation (9) and solving for potential distribution, we get

$$\varphi_f(x) = A \exp\left(\frac{-x}{\lambda}\right) + B \exp\left(\frac{x}{\lambda}\right) \quad (12)$$

Flatband voltage,  $V_{fbf}$  is given by

$$V_{fbf} = \frac{E_g}{2} - \phi_{bi} \quad (13)$$

where  $\phi_{bi}$  is the built-in-potential

$$\phi_{bi} = \frac{E_g}{2} + \frac{kT}{q} \ln\left(\frac{N_d(y)}{n_i}\right) \quad (14)$$

Using equation (11) and (12), the potential at the center is given by

$$\varphi_c(x) = V'_{gs} - \frac{qN_d(y)}{\epsilon_{si}} \lambda^2 + A \exp\left(\frac{-x}{\lambda}\right) + B \exp\left(\frac{x}{\lambda}\right) \quad (15)$$

Where A and B are the arbitrary constants and can be determined by using the following boundary conditions at the source and drain ends

$$\varphi_f(0) = \phi_{bi} - V'_{gs} + \frac{qN_d(y)\lambda^2}{\epsilon_{si}} = \eta_s \quad (x=0) \quad (16)$$

$$\varphi_f(L_g) = V_{ds} + \phi_{bi} - V'_{gs} + \frac{qN_d(y)\lambda^2}{\epsilon_{si}} = \eta_d \quad (x=L_g) \quad (17)$$

For a strongly inverted doubled gate SOI MOSFET the current in the channel is given by

$$I_{ds} = W\mu_n(x)Q_n(x) \left( \frac{d\varphi_c(x)}{dx} \right) \quad (18)$$

where  $Q_n(x)$  is the inversion layer charge given by

$$Q_n(x) = 2[Q_s(x) - Q_d(x)] \quad (19)$$

where  $Q_n(x)$  and  $Q_d(x)$  are the surface charge and depletion layer charge densities

$$Q_s(x) = -C_{ox} [V'_{gs} - V_{fbf} - \varphi_c(x)] \quad (20)$$

where is  $C_{ox}$  the oxide capacitance given by

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \quad (21)$$

and  $V_{fbf}$  is the flatband voltage,  $V_{gs}$  is the applied gate bias and  $\varphi_c(x)$  is the channel potential

$$Q_d(x) = (2qN_d(x)\epsilon_{si})^{\frac{1}{2}} (\varphi_s(x))^{\frac{1}{2}} \quad (22)$$

$\mu_n(x)$ , the mobility of electron is given by

$$\mu_n(x) = \frac{\mu_{no}}{\left[ 1 + \left( \frac{E(x)}{E_c} \right)^2 \right]^{\frac{1}{2}}} \quad (23)$$

where  $\mu_{no}$  is the low field mobility [29],  $E_c$  is the critical and  $E(x)$  is the longitudinal field given by

$$E(x) = C_{ox} \frac{V_{fbf} - V'_{gs} + \varphi_c(x)}{\epsilon_{si}} \quad (24)$$

$$E_c = 6.01 \times 10^2 T^{3/2} \quad (25)$$

By substituting these components in equation (18), the equation for  $I_{ds}$ , drain to source current become[36]

$$I_{ds} = \frac{2W}{L_g} \mu_{no} E_c \epsilon_{si} \left[ \ln(P)(\varphi_s(x))^{\frac{1}{2}} - \frac{V_{ds}}{1+L_g} + \ln(P)(V'_{gs} - V_{fbf}) - V_{ds} \ln(P) + \ln(P)\varphi_c(x) \right] \quad (26)$$

$$\text{where } P = \frac{\epsilon_{si} E_c + C_{ox} (V_{fbf} - V'_{gs})}{\epsilon_{si} E_c + C_{ox} (V_{fbf} - V'_{gs} - V_{ds})}$$

$$\text{Also, transconductance, } g_m = \left( \frac{\partial I_{ds}}{\partial V_{gs}} \right)_{V_{ds} = \text{const}} \quad (27)$$

Therefore the cut-off frequency,  $f$  is given by

$$f = \frac{g_m}{2\pi L_g W C_t} \quad (28)$$

where  $C_t$  is the total device capacitance per unit gate area (shown in the Figure 2) is given by




Fig. 2. Equivalent circuit for the device capacitance.

$$C_t = \frac{C_{ox}(C_{dp} + C_{ss})}{C_{ox} + 2(C_{dp} + C_{ss})} \quad (29)$$

where  $C_{dp} = \frac{C_d}{2}$  and

$$C_d = \frac{\partial Q_d}{\partial V_{gs}} = \sqrt{\frac{qN_d(x)\epsilon_{si}}{2\phi_s(x)}} \frac{d\phi_s(x)}{dV_{gs}} \quad (30)$$

and  $C_{ss}$ , the interface capacitance [31] is given by

$$C_{ss} = qN_{ss} \quad (31)$$

where  $N_{ss}$  is interface state density

Using detailed physical consideration, the power spectral density of the equivalent noise voltage can be shown as [32]-[34].

$$S_{vf}(f) = \frac{K_1}{C_{ox}^2 W L_g f^c} \quad (32)$$

where, for n-channel devices, the exponent varies between 0.7 and 1.2 and is a quantity independent of bias but depends on fabrication details, usually varies between

$$5 \times 10^{-31} - 1 \times 10^{-30} \text{ C}^2 / \text{cm}^2.$$

Corresponding to this power spectral density of equivalent drain noise current can be shown as

$$S_{if}(f) = g_m^2 S_{vf}(f) \quad (33)$$

On the basis of second theory, flicker noise due to mobility fluctuation (due to carrier interaction with lattice fluctuations), the power spectral density for the equivalent noise voltage is [16],[19]-[21],[35]

$$S_{vf}(f) = \frac{K(V_{gs})}{C_{ox} W L_g f} \quad (34)$$

where  $K(V_{gs})$  is a bias dependent quantity, is of the order of  $6 \times 10^{-26}$  to  $2 \times 10^{-23} \text{ V}^2 \text{ F}$ .

### III. RESULTS AND DISCUSSIONS

Figure 3 shows the variation of Noise Power Spectral Density with frequency and its comparison with experimental data [37]. By varying channel length  $L_g$  up to  $0.3 \mu\text{m}$  thereby the size ( $WL$ ) and exponent from 0.70 to 1.00 keeping others fixed, it is seen that noise power spectral density is  $\left(\frac{V^2}{\text{Hz}}\right)$  decreasing with increasing value of frequency (1GHz-120GHz). This is because of reduced trap charges act less effect of hot carriers electrons on the oxide layer in case of double gate SOI MOSFET. Curve having squares is at lesser value of  $c$






Fig. 3. Noise power spectral density ( $\text{V}^2/\text{Hz}$ ) on various values of the exponents  $c$  against experimental data. Here,  $T=179\text{K}$ ,  $N_d=8 \times 10^{16} \text{ cm}^{-3}$ ,  $t_{ox}=200\text{\AA}$ ,  $L_g=6.0-3.0 \mu\text{m}$ ,  $W=60 \mu\text{m}$ .




**Fig. 4.** Noise power spectral density( $V^2/Hz$ ) on various values of temperatures increasing downward against experimental data. Here,  $L_g=0.5\mu m$ ,  $W=10\mu m$ ,  $t_{si}=600\text{\AA}$ ,  $V_{gs}=1.75-3.0V$ ,  $V_{ds}=3V$ ,  $c=0.8$ ,  $t_{ox}=200\text{\AA}$ ,  $\mu_{no}=750cm^2/Vs$  and  $C_{ss}=9.2 \times 10^{-10} cm^{-2}$ .




**Fig. 5.** Noise power spectral density( $A^2/Hz$ ) on various values of temperatures increasing upward. Other parameters remain same as above.

At increasing values of temperature and gate-to-source voltages Noise PSD( $V^2/Hz$ ) decreases and NPSD( $A^2/Hz$ ) first decreases and then increases at lower value of  $c$  (shown in the Figure 4 and 5). But as we try to increase the value of exponent  $c$  Noise PSD becomes constant. Means, when NPSD increases with the increase in  $V_{gs}$ , the flicker noise in the n-channel double-gate SOI MOSFET is due to the mobility fluctuation as the interface trap density varies. On the other hand when we increase the value of the exponent the NPSD attains the constant value which shows  $c$  the independence from the gate bias voltage and hence the flicker noise here is due to the carrier density



**Fig. 6.** Calculated Noise power spectral density( $V^2/Hz$ ) versus  $V_{gs}$  on various values of temperatures increasing downward. Other parameters remain same as above.



**Fig. 7.** Calculated Noise power spectral density( $V^2/Hz$ ) versus channel length on various values of  $V_{gs}$  increasing downward.  $T=300K$ .

fluctuation. In the carrier density fluctuation the interface trap density is usually assumed to be uniform in space and energy.

It shows that it is difficult to say by which means noise is dominated either by carrier-density fluctuation or by mobility-fluctuation due to carrier interactions with lattice fluctuation. We can say that it is consisted of both. As we move from  $0.1\mu m-6.0\mu m$  for channel length noise PSD increases with increasing values of gate-to-source voltages(shown in the Figure 6). Because when we increase gate voltage the trap density across the band gets varies. The band bending with increasing gate voltage will

pull down the trap and the trap density fluctuation. Here curve with squares is at lower temperature and curve with diamonds is at higher temperature. The Noise Power Spectral Density versus channel length at various gate to source voltages is shown in Figure 7. It shows that when channel length increases NPSD increases. Because as we increase the channel length, frequency decreases which in turn increases the NPSD.

## REFERENCES

- [1] Sim J.H. and Kuo J.B., "An analytical delayed turn-on model for accumulation-type ultra-thin SOI PMOS devices operating at 77 K," *Solid State Electron*, vol. 37, pp. 463-472, 1994.
- [2] H. K. Lim and J. G. Fossum, "Threshold voltage of thin-film silicon-on-insulator MOSFET," *IEEE Transaction on Electron Devices*, vol 30, pp. 1244-1251, 1983.
- [3] T. Ernst, S. Cristoloveau, G. Ghibaudo, T. Oussie, S. Horiguchi, Y. Ono, Y. Takahashi and K. Murase, "Ultimately thin double-gate SOI MOSFET," *IEEE Trans. Electron Devices*, vol. 50, pp. 830-838. Mar. 2003.
- [4] J. H. Scofield, N. Borland and D. M. Fleetwood, "Random telegraph signals in small gate area p-MOS transistors," *Noise in Physical Systems and 1/f Fluctuations. AIP conf. Proc.* 285 pp. 386-399, 1993.
- [5] T. G. M. Kleinpenning, "On  $1/f$  trapping noise in MOS transistors," *IEEE Trans. Electron Devices*, vol. 37, pp. 2084-2089, 1990.
- [6] A. Vander Ziel, R. J. J. Zijlstra, H. S. Park and S. T. Liu, "Alternate explanation of  $1/f$  noise in ion-implanted MOSFETs," *Solid-state Electron*, vol. 26. pp. 927-928, 1983.
- [7] S. Haendler, J. Jomaah, F. Dieudonne and F. Balestra, "On the  $1/f$  noise in fully depleted SOI transistors," *Proc. Int. Conf. Noise Physical Systems 1/f Fluctuations*, pp. 133-136, 2001.
- [8] G. Ghibaudo, O. Roux, C. Nguyen-Duc, F. Balestra and J. Briai, "Improved analysis of low frequency noise in field effect MOS transistors." *Phys. Stat. Sol (a)*, vol.124, pp. 571-581, 1991.
- [9] E. Simoen, U. Magnusson and C. Claeys, "A low frequency noise study of gate all around SOI transistors," *IEEE Trans. Electron Devices*, vol. 40, pp. 2054-2059, Nov. 1993.
- [10] E. Simoen, A. Mercha, J. M. Rafi, C. Claeys, N. Luckyanchikova, N. Garbar and M. Petrichuk, "Implant of the back-gate bias on the low frequency noise of fully depleted Silicon-on-insulator MOSFETs," in *Proc. Int. Conf. Noise Fluctuations*, pp. 321-326, 2001.
- [11] N. Luckyanchikova, M. Petrick, N. Garbar, E. Simoen, A. Mercha, C. Claeys, H. Van Meer and K. De Meyer, "The  $1/f^{1.7}$  noise in submicron SOI MOSFETs with 2.5nm nitrided gate oxide," *IEEE Trans. Electron Devices*, vol. 49, pp. 2367-2370, Dec. 2002.
- [12] Jimmin Chang, A. A Abidi, and C. R. Viswanathan, "Flicker noise in CMOS Transistors from Sub threshold to strong inversion at various temperatures", *IEEE Trans. Electron Devices*, vol. 41, no. 11, pp. 1965-1971, Nov. 1994.
- [13] Andries J. Schotten, Luuk. F. Tiemeijer, Ronald van Langevelde, Ramon J. Havens Adri. T. A. Zegers-van Duijnhoven and Vicent C. Venezia, "Noise Modeling for RF CMOS circuit Simulation", *IEEE Trans. Electron Devices*, vol. 50, no.3, pp. 618-632, Mar. 2003.
- [14] Eddy Simoen, Abdelkarin Mercha, Cor Claeys, Nataliya Lukyanchikova and Nikolay Garbar, "Critical Discussion of the Front-Back gate coupling Effect on the low-frequency noise in Fully Depleted SOI MOSFETs," *IEEE Trans. Electron Devices*, vol.51, no. 6, pp. 1008-1016, Jun 2004.
- [15] G. Reimbold, "Modified  $1/f$  trapping noise theory and experiments in MOS transistors biased from weak to strong inversion- influences of interface states," *IEEE Trans. Electron Devices*, vol. ED-31, pp. 1190-1198, Sep. 1984.
- [16] L. K. J. Vandamme, X. Li and D. Rigand, " $1/f$  noise in MOS devices mobility or number fluctuations?," *IEEE Trans. Electron Devices*, vol. 41, Nov. 1994.
- [17] A. Vander Ziel, *Noise in Solid State Devices and circuits*, Wiley-Interscience, N.Y., 1986.
- [18] A. Ambrozy, *Electronic Noise*, McGraw-1986
- [19] L. K. J. Vandamme and H. M. M. de Werd, " $1/f$  noise model for MOST's biased in non ohmic region," *Solid-State Electronics*, vol. 23, pp. 325-329, 1980.
- [20] L. K. J. Vandamme, "Model for  $1/f$  noise in MOS

- transistor biased in the linear region," *Solid State Electronics*, vol. 23, pp. 317-323, 1980.
- [21] P. Gentil and A. Mounib, "Equivalent input spectrum and drain current spectrum for 1/f noise in short channel MOS transistors," *Solid-State Electronics*, vol. 24, pp. 411-414, 1981.
- [22] H. Mikoshiba, "1/f noise in n-channel silicon-gate MOS transistors," *IEEE Trans. Electron Devices*, vol. ED-29, pp. 965-970, June 1982.
- [23] K. K. Hung, P. K. Ko, C. Hu and Y. C. Chang, "A unified model for the flicker noise in MOSFET," *IEEE Trans. Electron Devices*, vol. 37, pp. 654-665, Mar. 1990.
- [24] C. Surya and T. V. Hsiang, "Surface mobility fluctuations in MOSFET," *Physical Review B*, vol. 35, pp. 6342, 1987.
- [25] Wofker W. K., Philips Res. Rep. Suppl. 8 pp. 41, 1975.
- [26] Sze M., *Physics of semiconductor Devices*, 2<sup>nd</sup> Edn. (NY) Wiley, 1981.
- [27] Arora N., *MOSFET Models for VLSI circuit simulation* (NY) Springer, 1992.
- [28] Suzuki K, Tanaka.T., Tosaka Y., Horie H and Arimoto Y., "Scaling theory of double gate SOI MOSFET's," *IEEE Trans. Electron Devices*, vol. 40, pp. 2326-2328, 1993,
- [29] Akers A., "The effect of field dependent mobility on the threshold voltage of a small geometry MOSFET," *Solid State Electronics*, vol. 23, pp. 173-5, 1989.
- [30] Pandey M. K., Sen S, Rajesh S and Gupta R.S., "Back bias dependent of I-V characteristics of a fully depleted double gate SOI MOSFET," *Proc. Asia Pacific Microwave conf.*, New Delhi, India, vol. 2, pp. 473-6, 1996.
- [31] F. Balestra, M. Benachir, J. Brim and H. Ghibando, "Analytical model sub threshold swing and threshold voltage for thin and ultrathin film SOI MOSFET," *IEEE Trans. Electron Devices*, vol. 37, pp. 2303-2311, 1990.
- [32] G. Reibold, "Modified 1/f trapping noise theory and experiments in MOS transistors biased from weak to strong inversion-influence of interface states," *IEEE Trans. Electron Devices*, vol. 31, pp. 1190-1198, September 1984.
- [33] G. Ghibando, "On the theory of carrier number fluctuations in MOS devices," *Solid State Electronics*, vol. 32, pp. 563-565, 1989.
- [34] Yannis Tsividis, *Operation and Modeling of The MOS Transistor*, McGraw-Hill International Edition, pp. 422-425.
- [35] X. Li, C. Barros, E.P. Vandamme and K. L. Vandamme, "Parameter extraction and 1/f noise in a surface and bulk-type, p-channel LDD MOSFET," *Solid-State Electronics*, vol. 37, pp. 1853-1862, November 1994.
- [36] Manoj K Pandey, Sujata Sen and R.S. Gupta, "Thermal characterization of a double gate silicon-on-insulator MOSFET," *Journal Phys. D: Appl. Phys.*, vol. 32, pp. 344-349, 1999.
- [37] J. Chang, A. A. Abidi and C.R. Viswanathan, "Flicker noise in CMOS Transistors from subthreshold to Strong Inversion at Various Temperatures," *IEEE Transactions on ED*, vol. 41, no. 11, pp. 1965-1971, Nov.1994.



**Alok Kushwaha** He received B. Tech and M.Tech in Electronics and Communication Engineering from regional Engineering college Kurukshetra in 1994 and 2000. He is pursuing the Ph.D degree from REC Kurukshetra.

He joined Department of Electronics & Communication Engineering, Institute of Technology and Management in 2001. Presently he is working as Assistant Professor in Institute of Technology and Management.

His current research interest includes SOI Device modeling and characterization, Noise and integrated circuit design. He is life member of ISTE, and member of IEEE society.



**Manoj Kumar Pandey** He received his M.Sc in Electronics from Kumaon University Nainital in 1994, and the Ph.D degree from Department of Electronics, University of Delhi South Campus in Microelectronics in 1999-

2000. He joined Semiconductor Devices Research Laboratory, University of Delhi in 1996 under the Project of Defense Research and Development Organization (DRDO), Ministry of Defense, Govt. of India. He joined N.C. Corporation Asia Pacific in 1999 and headed many scientific projects. He joined Department of Electronics and Communication Engineering, Institute of Technology and Management in 2002 as Assistant Professor.

He has published more than 30 research papers in International/National Journals/Conferences. His current research interest includes SOI Device modeling and characterization, Noise and integrated circuit design.

He has written two books in VLSI design and VLSI technology and one book on multimedia is in press. He is life member of ISTE, and member of IEEE society.



**Sujata Pandey** She received the B.Sc and M.Sc degree in electronics from Kurukshetra university in 1992 and 1994 and the Ph.D degree from Department of Electronics, University of Delhi South Campus in Microelectronics in 1999. She

joined Semiconductor Devices Research Laboratory, University of Delhi in 1996 under the Project of CSIR, Ministry of Science and Technology, Govt. of India. She joined Department of Electronics and Communication Engineering, Amity School of Engineering and Technology in 2001 as Assistant Professor.

She has published more than 35 research papers in International/National Journals/Conferences. Her current research interest includes modeling and characterization of HEMT and SOI Device and integrated circuit design.

She is member of IEEE society.



**Anil Kumar Gupta** He obtained B.Tech. in Electrical Engineering from G.B.Pant University of Agriculture and Technology, Pant Nagar (India) in 1972. He received M.Tech. and Ph.D. in Electrical Engineering from Indian

Institute of Technology, Kanpur(India) in 1974 and 1984 respectively. During the period 1974-78 he served All India Radio as Assistant Station Engineer. Since 1985 ,he is in teaching profession. He has been working at N.I.T. Kurukshetra as Professor since 1997.

The areas of his research interest are solid state devices and technology, analog and digital design ,ultrasonic instrumentation and information theory.