Volume 3, Number 4, December 2003(ISSN 1598-1657)  

 

    

 

 

 

 

 

 

SELECTED PAPERS FROM 2003 IDEC AND SoC CONFERENCES

 

 

Editorial························································································ In-Cheol Park and Hong-June Park

 i

 

 

167

 

175
 

 

An 128-phase PLL using interpolation technique······················································································· ········································································Hayun Chung, Deog-kyoon Jeong, and Wonchan Kim
 

181

 

A novel 622Mbps burst mode CDR circuit using two-loop switching····················································  ·····································································Pyung-Su Han , Cheon-Oh Lee, and Woo-Young Choi

188

 

A design of 16-bit adiabatic Microprocessor core················································································································································Youngjoon Shin, Hanseung Lee, Yong Moon and Chanho Lee

194

 

Reconfigurable Hardware Structures for Spreading and Scrambling Operations······························· ·············································································Sug H. Jeong, Myung H. Sunwoo, and Seong K. Oh

199

 

3- Transistor Cell OTP ROM Array Using Standard CMOS Gate-Oxide Antifuse·······················································································································································Jinbong Kim and Kwyro Lee
 

205

 

A 3 V 12b 100 MS/s CMOS D/A Converter for High-Speed Communication Systems·······························································Min-Jung Kim, Hyuen-Hee Bae, Jin-Sik Yoon, and Seung-Hoon Lee


211

 

A New Two-Dimensional Model for the Drain-Induced Barrier Lowering of Fully Depleted Short-Channel SOI-MESFET¡¯s·················································S. Jit, Prashant Pandey and B.B.Pal
 

217

 

Application of the EKV model to the DTMOS SOI transistor·······································································································································································Jean-Pierre Colinge and Jong-Tae Park


223

 

Call Papers on March 2004 Special Issue on Scaled Nano Devices···················································

227

 


228

 
 Copyright ¨Ï 2003 Institute of Electronics Engineers of Korea All rights reserved.